

RECEIVED  
22 APR 2004

WIPO PCT

## THE UNITED STATES OF AMERICA

TO ALL TO WHOM THESE PRESENTS SHALL COME:

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office

April 17, 2004

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM  
THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK  
OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT  
APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A  
FILING DATE.


APPLICATION NUMBER: 60/449,049

FILING DATE: February 21, 2003

RELATED PCT APPLICATION NUMBER: PCT/US04/04676

Post Available Copy

By Authority of the  
COMMISSIONER OF PATENTS AND TRADEMARKS

M. SIAS  
Certifying Officer

PRIORITY  
DOCUMENT  
SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)


02/21/03

U.S. PTO  
02/21/0302-24-03  
"EXPRESS MAIL" MAILING"Express Mail" Mailing Label No. EL 897 898 206 US

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" Service Under 37 CFR 1.10 on the date indicated above and is addressed to Box Provisional Patent Application, Commissioner for Patents, Washington, D.C. 20231.

  
 (Signature of Person Mailing Paper or Fee)

Michael K. Kinney  
 (Typed or Printed Name of Person Mailing Paper or Fee)

60/449049  
02/21/03

## PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53(c).

Docket No. 102402-100		Type a plus (+) Inside this box 6		+
INVENTOR(s)/APPLICANT(s)				
LAST NAME	FIRST NAME	MIDDLE INITIAL	RESIDENCE (CITY AND EITHER STATE OR FOREIGN COUNTRY)	
JUSKEY	Frank	J.	Dublin, CA	
LAU	Daniel	K.	San Francisco, CA	
THOMPSON	Lawrence	R.	San Jose, CA	
TITLE OF INVENTION (280 characters max)				
LEAD FRAME WITH INCLUDED PASSIVE DEVICES				
CORRESPONDENCE ADDRESS				
Customer Number:  27267 PATENT TRADEMARK OFFICE				
Enclosed Application Parts (check all that apply)				
<input checked="" type="checkbox"/> Specification (claims & abstract)	Number of pages [25]	<input checked="" type="checkbox"/> Other (specify) <u>Return post card</u>		
<input checked="" type="checkbox"/> Drawing(s)	Number of Sheets [1]			
METHOD OF PAYMENT OF FILING FEES FOR THIS PROVISIONAL APPLICATION FOR PATENT (check one)				
<input type="checkbox"/> A check or money order is enclosed to cover the filing fees			Filing Fee Amount(s) <u>\$ 160.00</u>	
<input checked="" type="checkbox"/> The Commissioner is hereby authorized to charge filing fees and credit Deposit Account No. <u>23-1665</u>				
The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.				
<input checked="" type="checkbox"/> No <input type="checkbox"/> Yes, the name of the U.S. Government agency and the Government contract number is				
Respectfully submitted,				
SIGNATURE: 		Date: <u>February 21, 2003</u>		
TYPED or PRINTED NAME: <u>Michael K. Kinney</u>		Registration No. <u>42,740</u>		

1158192388406.1

**LEAD FRAME WITH INCLUDED PASSIVE DEVICES****BACKGROUND OF THE INVENTION****1. Field of the Invention**

5 The present invention relates generally to semiconductor manufacture and, more particularly, to lead frame packaging having semiconductor dies and passive devices co-located on the lead frame.

**2. Description of the Related Art**

10 In a conventional semiconductor die package a housing encases the semiconductor die to prevent damage to the die from exposure to the environment. The housing may be hermetically sealed, encased in plastic, or otherwise protected from the environment. In many electronic assemblies, passive components such as, for example, capacitors, inductors and resistors, are interconnected with semiconductor die packages to provide desired functions. Heretofore, most 15 of these passive components could not be integrated within an encased die package in a cost effective manner.

It is desirable from both a manufacturer's and user's standpoint that electronic assemblies require as few as possible external connections since such connections increase manufacturing costs (that are ultimately passed to the user) and can introduce noise to the package as signals are 20 propagated from external components.

Accordingly, the inventors have realized that a need exists for an improved semiconductor die package including a cost effective method for placing passive components close to a semiconductor die and for encasing the passive components and die in a single package.

**25 BRIEF DESCRIPTION OF THE DRAWINGS**

FIG. 1 is a perspective, partial cross sectional view of a multi-component electronic assembly configured and operating in accordance with one embodiment of the present invention.

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

30 FIG. 1 shows an electronic package 10 including a semiconductor die 20 having one or more integrated circuit elements and a lead-frame 30 supporting the die 20. Commonly, the die 20 is of nominally rectangular or, more particularly square plan that is coupled to a printed circuit

board (not shown). The lead frame 30 is comprised of a stamped or etched metallic structure and includes a plurality of conductive leads 32.

As shown in FIG 1, the semiconductor die 20 is attached to the lead frame 30 by, for example, a conductive adhesive 40 (e.g., metal filled epoxy) disposed between the lead frame 30 and a lower surface of the die 20. It should be appreciated that the die 20 may also be attached to the lead frame 30 by solder.




The package 10 includes a plurality of bond pads 50, at least some of which provide electrical communication between the semiconductor die 20 and an apparatus in which the electronic package 10 is installed (e.g., via connection to the printed circuit board). For example, 10 the die 20 may be electrically connected to the bond pads 50 by appropriate means such as wire bonding. FIG. 1 illustrates a plurality of wires 60 coupling the die 20 to the bond pads 50.

In accordance with the present invention, passive devices 80 such as, for example, capacitors, inductors and resistors, are attached to the lead frame 30 by, for example, solder 90. In the one embodiment, the semiconductor die 20, pads 50, wires 60, passive devices 80 and inboard portions of the lead frame 30 are encapsulated within an encapsulant 70 molded in situ to provide physical and environmental protection of the components within the assembly 10. Preferably, undersides of the bond pads 50 are exposed through the encapsulant to permit electrical contact with the apparatus in which the package is installed (e.g., via connection to the printed circuit board). It should be appreciated that an equivalent assembly may be sealed in a metal or ceramic encasing.

As illustrated in FIG. 1, the passive devices 80 are located in close proximity to the die 20 yielding a component assembly having an overall size that is less than conventional multi-component die packages. The inventors have realized that the inventive configuration demonstrates faster electrical connective between components as there are fewer external leads and shorter wire lengths between the components. Preferably, the assembly 10 is a drop-in replacement to dual flat non-leaded assemblies such as, for example, small outline integrated circuits (SOIC), thin shrink small outline packages (TSSOP), quarter size outline packages (QSOP), and the like.

Some features and functions of an exemplary embodiment of the present invention are described below.

## DUAL FLAT NON-LEADED



## Dual-Sided QFN

EDISONIC  
EDISONIC


EDISONIC  
EDISONIC



AN INTEGRATION PATH FOR SONG, YSSOP, QSSOP, QSOOP



## DFN : A DUAL-SIDED QFN



BOTTOM  
VIEW



**THERMALLY SUPERIOR**

• INTEGRAL THERMAL FINS & SHORTER WIRE LENGTHS  
• NO THERMAL FLASHES



## DFN / DFN+ OFFERS

### SOIC / TSSOP

TEST


LEADLESS

DFN-TO-PLA

SCALING DOUBLE PACKAGE

ROTATED REFLECTIONS

LEAD-FREE PACKAGE



TESTING INTEGRATION OF PLASTIC  
LEADLESS PACKAGE

IMPROVEMENTS IN THE DESIGN OF ISSUES  
INTEGRATION OF PLASTIC LEADLESS

TESTING INTEGRATION OF PLASTIC  
LEADLESS PACKAGE

ROTATED CANT EQUIPMENT LEAD ALIGNMENT

IMPROVED AND  
ROTATED CANT EQUIPMENT  
LEAD ALIGNMENT SET

TESTING INTEGRATION OF PLASTIC  
LEADLESS PACKAGE



# DFN / DFN+ PACKAGE OFFERINGS

<u>BODY SIZE</u> (mm x mm)	<u>LEAD COUNT</u>	<u>MAXIMUM DIE SIZE</u>	
		<u>Die Pad</u> (mm x mm)	<u>Without Ground</u> (mm x mm) <u>With Ground Bond</u> (mm x mm)
<b>2x4</b>	<b>4</b>	0.80	0.55
<b>3x5</b>	<b>4, 6, 8</b>	1.50	1.25
<b>4x6</b>	<b>6, 8, 10, 12</b>	2.50	2.25
<b>5x7</b>	<b>10, 12, 14, 16</b>	3.50	3.25
<b>6x8</b>	<b>10, 14, 18, 20</b>	4.50	4.25
<b>7x9</b>	<b>14, 16, 22, 24</b>	5.00	4.75
<b>8x10</b>	<b>16, 18, 20, 22, 24, 26, 28</b>	6.50	6.25
<b>9x11</b>	<b>22, 24, 26, 30, 32</b>	7.75	7.50
<b>10x12</b>	<b>32, 34, 36, 40</b>	8.25	8.00


⑤ CHIP OFFERED USING COPPER PILLAR BUMPS WITH SOLDER CAP (APS) (CHSE) ⑤ 100% RING LEAD TIME FOR NEW BODY SIZE: Lead frame = 4 weeks & SMT = 6 weeks

# DFN JEDEC : WIRE-BOND

卷之三



# DFN JEDEC : FLIP-CHIP



AIT STANDARD FLIP CHIP MATERIALS	
Leadframe:	Copper 194, FH or G7025
	Half Etching
	Back side tape
	Plated (Ni/Pd) or Silver solder
Mold Compound:	EME 77301C
	G70
	CEI 9920
Saw Blade:	Mitsubishi D325M or equivalent


## FLIP CHIP DESIGN RULES

Max halfetched feature length	1.30 mm
Min metal corner distance	0.0 mm
Min metal width	0.10 mm
Recommenched material thickness	8 - 10 mils

# DFN / DFN+ PIN-OUT


AKT

PIN "1" IDENTIFICATION : [JEDEC MO-229]




# DFN+ LEADFRAME CONFIGURATION

AMT



364 UNITS PER STRIP { 70MM X 25MM } IN FOUR 12 X 8 PAGES


# DFN + Passives



Global Part Number	GRP155B11H102KA01B
Previous Part Number	GRM36B102K50
Length L	1.00mm ±0.05mm
Width W	0.50mm ±0.05mm
Thickness T	0.50mm ±0.03mm
Electrode e	0.15 to 0.20mm
Electrode Gap g	0.40mm
TC Code (Standard)	B (JIS)
Capacitance Change	±10%
T <sub>G</sub> Change Correction	
Temperature Range	-25 to 85°C
Capacitance	1000pF ±10%
Rated Voltage	50Vdc
Soldering Method	Reflow
Recommended Parts	0402

Global Part Number	LQG18HN10NJ00B
Previous Part Number	LQG11A10NJ00
Inductance	10nH
Inductance Tolerance	±5%
Test Frequency	100MHz
Test Current	300mA
Value of DC resistance	0.30ohm
Value of DC resistance (thin.)	12
Test Frequency	100MHz
Self Resonance Frequency	3500MHz min.
Min. of Operating Temp.	-40°C
Max. of Operating Temp.	+85°C
Length	1.6mm
Width	0.8mm
Thickness	0.8mm
Weight	0.003g (Typ.)

# DEFINITION OF PASSIVES




Component Size (All Dimensions are in microns)	A	B	C	D	E	F	G	H
Component Pad Length	Component Pad Length	Component Pad Space	Component Pad Width	Component Pad to Component Pad Minimum	Support Pad Length	Support Pad Width	Component Pad to Die Flag	Wire Bond to Pad
0402	470	420	600	200	300	250	200	400
0202	270	260	350	200	300	250	200	400



PASSIVES MOUNTED ON MOUNTED FRAMES TO BEGIN CHIP ASSEMBLY / TEST

PASSIVES ( 0201 / 0402 / 0603 )



PASSIVES MOUNTED FRAMES TO BEGIN CHIP ASSEMBLY / TEST

# DFN+ CONSTRUCTION



3D TOP VIEW



Cross Section (short side)




Cross Section (long side)



15



# DFN Material Set



BILL OF MATERIALS	
<input type="checkbox"/> Die Attach	CRM 064 CRM 9220 TR0 770
<input type="checkbox"/> Mold Compound	
<input type="checkbox"/> Gold Wire	25 um
<input type="checkbox"/> Etched Leadframe	CUT 944H
<input type="checkbox"/> Leadframe Finish	0 S1P1 (65 15)
	0 S1R1 (100%)
	0 Prebaked (1100 AD)
	1-3U 05-2U 002.02U


COMPONENT DIMENSION	
<input type="checkbox"/> Dimensions	0.00/0.05 mm
<input type="checkbox"/> Thickness	0.20-0.25 mm
<input type="checkbox"/> Width	0.20 mm
<input type="checkbox"/> Tensile	0.05 mm
<input type="checkbox"/> Strength	0.05 mm
MATERIAL / SHIPPING	
<input type="checkbox"/> Laser Mark	
<input type="checkbox"/> Text Marking	

AIT IS DFN READY!




AIT QFN

VFQFP-N, MO-220  
0.9 mm PACKAGE HEIGHT



AUTOLINE


WFQFP-N, MO-220  
0.75 MM PACKAGE HEIGHT




QUALIFIED

DFN


FINER FEATURES FOR DUAL-SIDED  
FORM FACTORS






**DFN + ASSEMBLY LOGISTICS**

**LEAD FRAMES FROM SUPPLIERS**



**FOLLOW AIT HK PRACTISE**




**18**

6 01440000 02221000



# DFN PROCESS FLOW

# OPEN PROCESS



## ONE-LEAD FRAMES

WITH PRE-ASSEMBLED PASSIVES FOLLOW THE  
OPEN PROCESSES AND ASSEMBLY LOGISTICS !!




20


# DFN / DFN+ AUTO-LINES



**DESIGNED AND MADE FOR QFN / DFN ONLY**



## WIRE BOND



Mold/De-Taner

4

三

file-Attach>Span/erne>PIASHI




2002 YEARBOOK OF THE NATIONAL GUARD

## THE COUNCIL OF THE FEDERAL RESERVE SYSTEM

## **CUSTOMER QUALIFICATIONS ON-GOING**

# DFN / DFN+ TIME-LINE





22

- QFN AUTO-LINES ARE QUALIFIED AND READY FOR DFN / DFN<sup>+</sup>**
- DFN / DFN<sup>+</sup> PRODUCTION PROCESS BULK 16 – 20 WEEKS ARO**
- UN-TOOLED FORMAT REQUIRES INITIAL ARI OUTLAY OVER \$70K**
- PASSIVES TO BE PRE-MOUNTED ON FRAMES BY SUB-CONTRACTOR**
- MULTI-DIE DFN<sup>+</sup> WITH FEW OR SEVERAL PASSIVES DESIRABLE**

While the invention has been described and illustrated in connection with preferred embodiments, many variations and modifications, as will be apparent to those of skill in the art, may be made without departing from the spirit and scope of the invention. By example, it should be appreciated that it is within the scope of the present invention to employ alternate package configurations. For example, the bonding pads 50 may be replaced by leads, similarly bonded to the die 20. In lieu of the encapsulant 70, the package 10 may include an enclosure (e.g., formed by a base and a cap or cover). The plated underside of the die pad may be secured centrally to the upper surface of the base such as via a polymeric adhesive. Various modifications may include plating applied before or after die attachment and/or wire bonding.

Accordingly, the teachings of this invention are not intended to be limited to any specific semiconductor die package arrangement, such as the arrangement described in detail above. As such, the invention as set forth in the appended claims is not limited to the precise details of construction set forth above as such other variations and modifications as would be apparent to one skilled in the art are intended to be included within the spirit and scope of the invention as set forth in the defined claims.

## CLAIMS

### What is Claimed is:


1. An electronic package, comprising:
  - 5 a lead frame having a plurality of conductive leads;
  - a plurality of bond pads;
  - a semiconductor die mounted to said lead frame and electrically coupled to said bond pads; and
  - 10 at least one passive component mounted to said lead frame and electrically coupled to said semiconductor die.
2. The package of claim 1 further comprising:
  - 15 a conductive adhesive, so mounting said semiconductor die to said lead frame; and
  - a mold compound encapsulating said semiconductor die and said at least one passive component.
3. The package of claim 1 wherein said at least one passive component is selected from the group consisting of capacitors; inductors and resistors.
- 20 4. A method for assembling an electronic package, comprising:
  - providing a lead frame having a plurality of conductive leads;
  - 25 providing a plurality of bond pads;
  - electrically and mechanically coupling a semiconductor die to the lead frame and the bond pads;
  - mounting at least one passive component to the lead frame; and
  - electrically coupling the at least one passive component to the semiconductor die.
- 30 5. The method of claim 4 further comprising encapsulating the bond pads, the semiconductor die, the at least one passive component and inboard portions of the lead frame with an encapsulant.

## ABSTRACT

An electronic package is presented including a lead frame having a plurality of conductive leads, a plurality of bond pads, a semiconductor die mounted to the lead frame and electrically coupled to the bond pads and at least one passive component mounted to the lead frame and electrically coupled to the semiconductor die. In one embodiment, the passive component is comprised of one of a capacitor, an inductor and a resistor.

15819\2\357188.2

FIG. 1



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

**BLACK BORDERS**

**IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

**FADED TEXT OR DRAWING**

**BLURRED OR ILLEGIBLE TEXT OR DRAWING**

**SKEWED/SLANTED IMAGES**

**COLOR OR BLACK AND WHITE PHOTOGRAPHS**

**GRAY SCALE DOCUMENTS**

**LINES OR MARKS ON ORIGINAL DOCUMENT**

**REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

**OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**